收藏本站
Lattice Semiconductor
Multi-Channel DMA Controller User’s Guide
? Illegal I/O to memory transfer mode bits
? Compressed timing mode
FSM Operation
When a software or hardware request is received and is found to be valid (having passed the polarity, mask and
mode checks), the DMA FSM in SI (Idle) state transmits a request signal, hreq to the CPU and transitions to S0
and waits for the hlda signal. If the request drops ( dreq is de-asserted) or the mode register of the request in
hand is in cascade mode (unsupported), the FSM returns to SI (idle). Otherwise, the FSM remains in S0. Once the
request is acknowledged by the assertion of hlda signal, the FSM transitions to S1/S11 (S1 and S11 are synony-
mous).
The FSM also determines the transfer type based on the Command and Mode register that is received from the
CPU interface. If memory-to-memory transfer is enabled, the FSM transitions through states S12, S13, S14, S21,
S22, S23 and S24.
If the next transfer should continue for the same request, the path from S11 to S24 is repeated. If memory-to-I/O or
I/O-to-memory is enabled, the FSM goes through states S2, S3 (eliminated in 8237’s compressed timing mode),
and S4. If the transfer continues, the state machine repeats the loop from S2 through S4. This goes on until the
Word Count register gets an over?ow or a termination from an external input occurs. External inputs that can termi-
nate a transfer includes an eopin_n or hlda drop or a request drop during demand transfer. (Note: In case of a
non-demand transfer, the request can be dropped after dack is received.). The eopout_n signal is generated on
the falling clock edge of S4 or S24 by the end of the transfer. All transfer read/write signals are generated on the
falling edge of clock.
In the state machine described in Figure 2, “input signals” refer to the signals that the state machine samples.
These signals affect the state machine’s transition logic. “Output signals” refer to signals that will be asserted or de-
asserted (transition) while in that state.
5
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DN-5002C N-WAY ETHERNET SWITCH 8-PORT
DN-7006GS WIRELESS LAN PCI ADAPTER
DN-7020 WIFI FINDER W/DISPLAY WLAN ADAPT
DN-93501-U/BL CONN JCK RJ45 TOOL FREE CAT5E BK
DN-93501-U/B CONN JCK RJ45 TOOL FREE CAT5E BU
DN-93501-U/R CONN JCK RJ45 TOOL FREE CAT5E RD
DN-93501-U/WH CONN JCK RJ45 TOOL FREE CAT5E WT
DN-93501-U/Y CONN JCK RJ45 TOOL FREE CAT5E YL
相关代理商/技术参数
DM-A-PP 制造商:DDK 制造商全称:DDK Ltd. 功能描述:Conversion Connector
DMA-SG-E3-U1 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-E3-UT1 功能描述:开发软件 DMA SCATTER/GATHER USER CONFIGURABLE RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-P2-U1 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-P2-UT1 功能描述:开发软件 DMA SCATTER/GATHER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-PM-U1 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-PM-UT1 功能描述:开发软件 DMA SCATTER/GATHER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
DMA-SG-SC-U1 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors